PO
ASIC Logic Design Engineer, Senior
Austin, Travis County
On-site
Full-time
$200K – $300K USD
Yesterday- Employment type
- Full-time · On-site
- Posted
- November 13, 2026
- Salary range
- $200,000–$300,000 USD per year
Hiring confidence: Some gaps · 67/100
Some signals are missing from this posting. It may well be genuine, but it is worth confirming the role is still open before you invest time in applying. How this is scored
Job Overview
This is only part of this posting — the job board it came from publishes a short summary. Read the full posting.
Role Overview As a Senior ASIC Design Engineer, you will take a leadership role in defining, implementing, and delivering critical IP blocks and subsystems for Positron.ai’s inference ASICs/SoCs. You will own the microarchitecture from high-level concept through RTL signoff, collaborating across architecture, verification, and physical design to achieve ambitious PPA and schedule goals. In addition to hands-on SystemVerilog design, you will mentor junior engineers, influence methodology, and dr…
This role is based in Austin, Travis County. Positron is hiring for this full-time position through Jobily, where you can check how well your resume matches the posting before you apply.
About the Company
PO
Positron
Transparent employer